The implantable cardioverter defibrillators (ICDs) detect and treat dangerous cardiac arrhythmia. This paper describes a VLSI neural network chip to be implemented using 0.35 μ CMOS technology which acts as an intercardia tachycardia classification system. The Hamming net used to classify non binary input pattern and also reduce impact of noise, drift and offset inherent in analog application.
Introduction
In recently year, Artificial Neural Networks have been studied extensively and applied in medical field, and have been demonstrated to have much better pattern recognition ability. In this paper we present a neural network circuit used in a biomedical application, which is the implantable cardioverter defibrillator (ICDs). Implantable cardioverter defibrillator is a device which monitors the heart and delivers electrical shock therapy in the event of a life-threatening arrhythmia.
At present most ICDs use only timing information from leads to classify rhythms [1] .This means that they can not distinguish some dangerous rhythms from safe one, as in the case of ventriculartachycardia arrhythmia. [2] Our chip is used to distinguish between two types of arrhythmia. The sinus tachycardia (ST) arrhythmia and the ventricular tachycardia (VT) arrhythmia, The ST is a safe arrhythmia occurs during vigorous exercises and is characterized with rate of 120beat/minute. The VT is a fatal arrhythmia with the same rate. They can be separated only by detecting the morphology changes in each one [2] . A typical waveform from an electrocardiogram (ECG) is shown in figure 1 . It consists of several complexes, the P-complex, the QRS-complex, the T-complex and the U-complex [3] . The proposed analog VLSI neural network can detect such morphology changes. It has the following advantages:
• It is easily interfaced to the analog signals in an ICD (in contrast to digital systems which require analog to digital conversion).
• Analog circuits are generally small in area.
• Although temperature variation is a major source of drift problems, no need for temperature compensation as the human body is considered a stable environment.
Architecture
The chip consists of four building blocks: an amplifier, a sample and hold (S/H) circuit, a mapping circuit and a hamming neural network classifier. Figure 3 represents a block diagram of the chip. The rhythm is first input to an amplifier to be amplified. The Outputs of the amplifier is then input to a sample and hold circuit to obtain 15 samples of the input signal. The 15 samples are input to mapping circuits in parallel to map into unit length [- 1 1] . The outputs of mapping circuits are input to Hamming Neural Network, which has two neurons in its output layer each one responds to a type of the input arrhythmia. 
Hamming Neural Network
A Neural Network classifier is implemented using a Hamming net, which is a maximum likelihood classifier net that can be used to determine which of several exemplar vectors is most similar to an input vector.
[5] Figure 4 show a simplest structure of a competitive layer. 
i* is number of cell that have highest n i .for our application i=1, 2 In the Hamming Network reference vector determine the weights (w) of the net. So n Calculate Hamming distance between input vector (P) and reference vector.
Multiply input vector to weights determined the winner cell. The largest value corresponds to the smallest angle between input and weight vector if they are both of unit length 
Circuit design
The design of blocks in figure 3 is given below:
Amplifier
The signal is first input to amplifier shown in figure 5 .The frequency range of input signal is from 0.01 to 250 HZ so we used P-type input differential Pair for lower flicker noise. [7] [8] 
Sample and hold (S& M) circuit
The Sample and hold delay circuit consists of 15 cascaded stages, to obtain 15 samples of the input pulse. Figure 7 shows S/H circuit. A schematic of a buffer used in S/H circuit is shown in figure 8 . 
Mapping circuit
Before applying sampled data to Neural Net we must mapping them into unit length 
Hamming Neural Network classifier
The hamming net consists of two group of synapse and two layers of neurons. Figure 13 show the structure of Net. 
Synapse
The computation of inner product between input signal and the local inter connection weight called synapse is mostly done by using an analog multiplier. [10] We use a low power analog multiplier [11] shown in figure 14 as synapse, since output of synapse is current therefore output of 15 synapses can be summed at a single node of circuit. 
Winner Take All
The function of the WTA is to accept input signals, compare their values and produce a high digital output value (logic 'one') corresponding largest input, while all other digital outputs are set to a low output value (logic 'zero'). [12] Figure 15 shows the block diagram of the WTA circuit. The circuit combines a 2-input current maximum selector [13] with high speed current comparator [14] . 
The current max selector
The 2-input current maximum selector is shown in Figure 16 . 
, the output currents are I o1 =I 1 , I o2 =0 . [13] Thus only one current is equal to the maximum input current, while all the other outputs are zero. Figure 17 shows the schematic of current comparator. We assume that at steady state the current I 1 is the largest input current I 1 =max (I 1 , I 2 ) According to equations (6) the feedback current I f will be:
High speed current comparator
From the equations (6-9) the input current of each current comparator is: 
This means that only one input current of the current comparators corresponding to maximum current is positive and all the other currents are negative. Thus the digital voltage outputs of the circuit will be at logic
Result
Two arrhythmia are input to the system. The first is ST arrhythmia, the second is VT arrhythmia. The behaviour of the system performance in both cases is shown in figure 19 and 20. very interesting pattern classification well suiting the tachycardia arrhythmia classification which can not be detected using only timing information of the chip. The proposed Network has the following features:
• No need for D/A converter between the ECG and the classification system. • The system operates in the low frequency range, so that the parasitic of the layout likely have no effect on the operation of the chip.
• This system can be extended to distinguish m types of arrhythmia's by using m number of neurons in the output layer of the Hamming Neural Network circuit.
